Skip to the card

Card 659 of 9752026-09-24 issue

Observed arrival · 2026-09-24

phaselock: performance as a compile-time property

phaselock.tech Visit website
Editorial interest 78/100 Selection signal · not a rating of the site

phaselock describes an exact-cycle computing stack combining a VLIW processor, a deterministic language, and a unikernel.

Landing page captured for the 2026-09-24 issue.
For
Developers working on latency-critical systems
Worth noticing
The component table labels scope and np finished, phi's compiler in progress, and carrier planned but unimplemented.

Field notes

The page frames predictability as the trade: quartz removes caches, branch prediction, interlocks, and interrupts, while phi is described as a language for deterministic parallel execution. Its component table gives a useful snapshot of project maturity: the scope simulator and np framework are marked finished, quartz mostly done, phi's compiler in progress, and carrier planned but unimplemented. The shown 94-cycle example is presented as a result of fixed instruction latencies, not as a benchmark average.

Observed signals

Read the marks

Editorial observations of this landing page, not a rating.

○OpenPublic substance visible
✦PrettyNotable craft visible
●ProPolished or operationally mature
◎NicheUnusually specific use

One card from the complete issue

The Busker’s Compute Bill

314,149 arrived 1,000 judged 975 catalogued Enter the complete issue
phaselock.tech

Landing page observed 2026-09-24. The live site may have changed.